| Login | | Don't have an account yet? You can create one. As a registered user you have some advantages like theme manager, comments configuration and post comments with your name. | |
| Who's Online | There are currently, 52 guest(s) and 1 member(s) that are online.
You are Anonymous user. You can register for free by clicking here | |
 | |
|
Verification Guild: Forums |
|
| View previous topic :: View next topic |
| Author |
Message |
gaurang4040
Senior
Joined: Mar 30, 2010
Posts: 22
Location: Ahmedabad
|
 Posted: Wed Jan 11, 2012 5:28 am Post subject: Intarface instantiation within interface |
 |
|
Hi all,
Is is allowed to take an instance of one interface inside another interface?
I could not find any mention of this in SystemVerilog LRM.
Can anyone put some light on whether it is allowed or not?
Thanks,
Gaurang |
|
| Back to top |
|
 |
dave_59
Senior
Joined: Jun 22, 2004
Posts: 974
Location: Fremont, CA
|
| Posted: Wed Jan 11, 2012 11:47 am Post subject: |
|
|
| You are allowed to instantiate an interface inside another interface, but it's very difficult to take advantage of that interface from the top level. i.e. you cannot promote the ports or modports from the lower level up to the top level. So basically, you are just using an interface like a module. |
|
| Back to top |
|
|
|
|
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum
|
| |
|
|
Forum FAQ
Search
Usergroups
Profile
Digest
Log in
