| Login | | Don't have an account yet? You can create one. As a registered user you have some advantages like theme manager, comments configuration and post comments with your name. | |
| Who's Online | There are currently, 47 guest(s) and 0 member(s) that are online.
You are Anonymous user. You can register for free by clicking here | |
 | |
|
Verification Guild: Forums |
|
| View previous topic :: View next topic |
| Author |
Message |
espent
Junior
Joined: Mar 11, 2004
Posts: 5
|
 Posted: Wed May 12, 2004 4:08 am Post subject: General 'Synthesis off' pragma in VHDL |
 |
|
I want to include non-synthesisable verification code in the VHDL design code, both inside the RTL code and in the structural hierarchy. (The latter possibly to be kept as is into the VHDL netlist).
It seems the Synopsys pragmas '-- synopsys translate_off/on' work for several synthesis tools.
Does anyone know whether actually all major synthesis tools (incl. FPGA dedicated tools) support these Synopsys pragmas ? |
|
| Back to top |
|
 |
RCIngham
Senior
Joined: Feb 19, 2004
Posts: 194
Location: England (UK)
|
| Posted: Tue May 18, 2004 7:05 am Post subject: |
|
|
A few other Synthesis tools will respond to | Code: | | -- synopsys translate_off |
and its converse. These include Mentor's PrecisionRTL.
A bunch use either | Code: | | -- pragma translate_off |
or | Code: | | -- synthesis translate_off |
but the whole situation is very unsatisfactory if you are trying to produce tool-independent HDL. |
|
| Back to top |
|
|
apfitch
Senior
Joined: Jan 08, 2004
Posts: 94
Location: Ringwood, UK
|
| Posted: Wed May 19, 2004 8:19 am Post subject: |
|
|
| RCIngham wrote: | A few other Synthesis tools will respond to | Code: | | -- synopsys translate_off |
and its converse. These include Mentor's PrecisionRTL.
A bunch use either | Code: | | -- pragma translate_off |
or | Code: | | -- synthesis translate_off |
but the whole situation is very unsatisfactory if you are trying to produce tool-independent HDL. |
Another possibility is to use a pre-processor. There was one called kpp, or you could be brave (foolish?) and learn m4.
If you want to bypass verification code in an architecture, a "pure VHDL" technique would be to add a generic and then use
debug1: if DEBUG = 1 generate
-- verification code
end generate;
though that depends if the synthesis tool attempts to parse the code within the generate.
Note that some synthesis tools still don't like generics that are BOOLEAN, but INTEGER always seems to work - hence the use of an integer type for the generic.
regards
Alan |
|
| Back to top |
|
|
|
|
You can post new topics in this forum
You can reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum
|
| |
|
|
Forum FAQ
Search
Usergroups
Profile
Digest
Log in
